Parse CLKSRC#23
Closed
mariodruiz wants to merge 5 commits into
Closed
Conversation
jogomojo
reviewed
Jun 9, 2025
jogomojo
left a comment
Collaborator
There was a problem hiding this comment.
Do you have a minimal example I can test against? A basic tcl design will do
Collaborator
Author
|
Hi @jogomojo, you can use the hwh from the base overlays. You need to install the pynqmetadata locally and do: from pynqmetadata.frontends import Metadata
from pynqmetadata.views.runtime import ClockDictView
md = Metadata('<base>.hwh')
clock_dict_view = ClockDictView(md)
print(clock_dict_view)There are more changes to PYNQ to fully incorporate these changes, but this is the initial step |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Expected output
MPSoC
Zynq
{0: {'enable': 1, 'srcsel': 'IO PLL', 'divisor0': 5, 'divisor1': 2}, 1: {'enable': 1, 'srcsel': 'IO PLL', 'divisor0': 7, 'divisor1': 1}, 2: {'enable': 1, 'srcsel': 'IO PLL', 'divisor0': 5, 'divisor1': 1}, 3: {'enable': 0, 'srcsel': 'IO PLL', 'divisor0': 1, 'divisor1': 1}}