Skip to content

FROMLIST: arm64: dts: qcom: Fix PCIe wake GPIO polarity and move PCIe phy/GPIOs to root port node #1440

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
ziyuezhang-123 wants to merge 37 commits into
base: tech/bus/pci/all
Choose a base branch
from
Open

FROMLIST: arm64: dts: qcom: Fix PCIe wake GPIO polarity and move PCIe phy/GPIOs to root port node #1440

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
37 commits
Select commit Hold shift + click to select a range
09ff9f4
FROMLIST: ARM: dts: qcom: sdx55: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
0fd853e
FROMLIST: arm64: dts: qcom: msm8996: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
37e69fc
FROMLIST: arm64: dts: qcom: sdm845: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
f9ec935
FROMLIST: arm64: dts: qcom: sc8180x: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
3221397
FROMLIST: arm64: dts: qcom: sm8150: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
2b4dcf3
FROMLIST: arm64: dts: qcom: sm8250: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
7e5131b
FROMLIST: arm64: dts: qcom: sm8350: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
4afed89
FROMLIST: arm64: dts: qcom: sm8450: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
ef2ac82
FROMLIST: arm64: dts: qcom: sm8550: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
d167ec3
FROMLIST: arm64: dts: qcom: sm8650: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
daba1f1
FROMLIST: arm64: dts: qcom: sm8750: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
3f23077
FROMLIST: arm64: dts: qcom: kaanapali: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
9de6220
FROMLIST: arm64: dts: qcom: sar2130p: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
cbe067a
FROMLIST: arm64: dts: qcom: monaco: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
a247be9
FROMLIST: arm64: dts: qcom: lemans: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
279f1a6
FROMLIST: arm64: dts: qcom: sa8540p-ride: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
4ea69aa
FROMLIST: arm64: dts: qcom: kodiak: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
4144935
FROMLIST: arm64: dts: qcom: talos: Fix PCIe wake GPIO polarity
krishnachaitanya-linux Jun 11, 2026
cb82998
FROMLIST: arm64: dts: qcom: msm8998: Move PCIe phy and GPIOs to root …
krishnachaitanya-linux Jun 11, 2026
5e9b700
FROMLIST: arm64: dts: qcom: qcs404: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
f8d9f22
FROMLIST: arm64: dts: qcom: qcs8550: Move PCIe GPIOs to root port node
krishnachaitanya-linux Jun 11, 2026
b7f937b
FROMLIST: arm64: dts: qcom: sa8295p: Move PCIe GPIOs to root port node
krishnachaitanya-linux Jun 11, 2026
095a17b
FROMLIST: arm64: dts: qcom: sa8540p: Move PCIe GPIOs to root port node
krishnachaitanya-linux Jun 11, 2026
98dfe13
FROMLIST: arm64: dts: qcom: sar2130p: Move PCIe phy and GPIOs to root…
krishnachaitanya-linux Jun 11, 2026
384ffb5
FROMLIST: arm64: dts: qcom: sc8180x: Move PCIe phy and GPIOs to root …
krishnachaitanya-linux Jun 11, 2026
91d6a60
FROMLIST: arm64: dts: qcom: sc8280xp: Move PCIe phy and GPIOs to root…
krishnachaitanya-linux Jun 11, 2026
7a9fec7
FROMLIST: arm64: dts: qcom: sdm845: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
9c36176
FROMLIST: arm64: dts: qcom: sm8150: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
bbbf70d
FROMLIST: arm64: dts: qcom: sm8250: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
f3c2471
FROMLIST: arm64: dts: qcom: sm8350: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
b2252b2
FROMLIST: arm64: dts: qcom: sm8450: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
19ef062
FROMLIST: arm64: dts: qcom: sm8550: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
922bb6d
FROMLIST: arm64: dts: qcom: talos: Move PCIe phy and GPIOs to root po…
krishnachaitanya-linux Jun 11, 2026
65cbf3e
FROMLIST: arm64: dts: qcom: sm8650: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
329c923
FROMLIST: arm64: dts: qcom: kodiak: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
de1e7b0
FROMLIST: arm64: dts: qcom: msm8996: Move PCIe phy and GPIOs to root …
krishnachaitanya-linux Jun 11, 2026
c253d0f
FROMLIST: arm64: dts: qcom: lemans: Move PCIe phy and GPIOs to root p…
krishnachaitanya-linux Jun 11, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion arch/arm/boot/dts/qcom/qcom-sdx55-t55.dts
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -251,7 +251,7 @@

&pcie_rc {
perst-gpios = <&tlmm 57 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 53 GPIO_ACTIVE_HIGH>;
wake-gpios = <&tlmm 53 GPIO_ACTIVE_LOW>;

pinctrl-0 = <&pcie_default>;
pinctrl-names = "default";
Expand Down
15 changes: 12 additions & 3 deletions arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -458,23 +458,32 @@

&pcie0 {
status = "okay";
perst-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
vddpe-3v3-supply = <&wlan_en>;
vdda-supply = <&vreg_l28a_0p925>;
};

&pcie0_port0 {
reset-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
};

&pcie1 {
status = "okay";
perst-gpios = <&tlmm 130 GPIO_ACTIVE_LOW>;
vdda-supply = <&vreg_l28a_0p925>;
};

&pcie1_port0 {
reset-gpios = <&tlmm 130 GPIO_ACTIVE_LOW>;
};

&pcie2 {
status = "okay";
perst-gpios = <&tlmm 114 GPIO_ACTIVE_LOW>;
vdda-supply = <&vreg_l28a_0p925>;
};

&pcie2_port0 {
reset-gpios = <&tlmm 114 GPIO_ACTIVE_LOW>;
};

&pcie_phy {
status = "okay";

Expand Down
2 changes: 1 addition & 1 deletion arch/arm64/boot/dts/qcom/kaanapali-mtp.dts
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -933,7 +933,7 @@
};

&pcie_port0 {
wake-gpios = <&tlmm 104 GPIO_ACTIVE_HIGH>;
wake-gpios = <&tlmm 104 GPIO_ACTIVE_LOW>;
reset-gpios = <&tlmm 102 GPIO_ACTIVE_LOW>;

wifi@0 {
Expand Down
10 changes: 4 additions & 6 deletions arch/arm64/boot/dts/qcom/kodiak.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2286,9 +2286,6 @@

power-domains = <&gcc GCC_PCIE_0_GDSC>;

phys = <&pcie0_phy>;
phy-names = "pciephy";

pinctrl-names = "default";
pinctrl-0 = <&pcie0_clkreq_n>;
dma-coherent;
Expand All @@ -2300,6 +2297,8 @@
reg = <0x0 0x0 0x0 0x0 0x0>;
bus-range = <0x01 0xff>;

phys = <&pcie0_phy>;

#address-cells = <3>;
#size-cells = <2>;
ranges;
Expand Down Expand Up @@ -2416,9 +2415,6 @@

power-domains = <&gcc GCC_PCIE_1_GDSC>;

phys = <&pcie1_phy>;
phy-names = "pciephy";

pinctrl-names = "default";
pinctrl-0 = <&pcie1_clkreq_n>;

Expand All @@ -2434,6 +2430,8 @@
reg = <0x0 0x0 0x0 0x0 0x0>;
bus-range = <0x01 0xff>;

phys = <&pcie1_phy>;

#address-cells = <3>;
#size-cells = <2>;
ranges;
Expand Down
16 changes: 10 additions & 6 deletions arch/arm64/boot/dts/qcom/lemans-evk.dts
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -709,15 +709,17 @@
};

&pcie0 {
perst-gpios = <&tlmm 2 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 0 GPIO_ACTIVE_HIGH>;

pinctrl-0 = <&pcie0_default_state>;
pinctrl-names = "default";

status = "okay";
};

&pcieport0 {
reset-gpios = <&tlmm 2 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 0 GPIO_ACTIVE_LOW>;
};

&pcie0_phy {
vdda-phy-supply = <&vreg_l5a>;
vdda-pll-supply = <&vreg_l1c>;
Expand All @@ -726,15 +728,17 @@
};

&pcie1 {
perst-gpios = <&tlmm 4 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 5 GPIO_ACTIVE_HIGH>;

pinctrl-0 = <&pcie1_default_state>;
pinctrl-names = "default";

status = "okay";
};

&pcieport1 {
reset-gpios = <&tlmm 4 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 5 GPIO_ACTIVE_LOW>;
};

&pcie1_phy {
vdda-phy-supply = <&vreg_l5a>;
vdda-pll-supply = <&vreg_l1c>;
Expand Down
16 changes: 10 additions & 6 deletions arch/arm64/boot/dts/qcom/lemans-ride-common.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -961,25 +961,29 @@
};

&pcie0 {
perst-gpios = <&tlmm 2 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 0 GPIO_ACTIVE_HIGH>;

pinctrl-names = "default";
pinctrl-0 = <&pcie0_default_state>;

status = "okay";
};

&pcie1 {
perst-gpios = <&tlmm 4 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 5 GPIO_ACTIVE_HIGH>;
&pcieport0 {
reset-gpios = <&tlmm 2 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 0 GPIO_ACTIVE_LOW>;
};

&pcie1 {
pinctrl-names = "default";
pinctrl-0 = <&pcie1_default_state>;

status = "okay";
};

&pcieport1 {
reset-gpios = <&tlmm 4 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 5 GPIO_ACTIVE_LOW>;
};

&pcie0_phy {
vdda-phy-supply = <&vreg_l5a>;
vdda-pll-supply = <&vreg_l1c>;
Expand Down
10 changes: 5 additions & 5 deletions arch/arm64/boot/dts/qcom/lemans.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2770,8 +2770,6 @@

power-domains = <&gcc PCIE_0_GDSC>;

phys = <&pcie0_phy>;
phy-names = "pciephy";

eq-presets-8gts = /bits/ 16 <0x5555 0x5555>;
eq-presets-16gts = /bits/ 8 <0x55 0x55>;
Expand All @@ -2783,6 +2781,8 @@
reg = <0x0 0x0 0x0 0x0 0x0>;
bus-range = <0x01 0xff>;

phys = <&pcie0_phy>;

#address-cells = <3>;
#size-cells = <2>;
ranges;
Expand Down Expand Up @@ -2943,19 +2943,19 @@

power-domains = <&gcc PCIE_1_GDSC>;

phys = <&pcie1_phy>;
phy-names = "pciephy";

eq-presets-8gts = /bits/ 16 <0x5555 0x5555 0x5555 0x5555>;
eq-presets-16gts = /bits/ 8 <0x55 0x55 0x55 0x55>;

status = "disabled";

pcie@0 {
pcieport1: pcie@0 {
device_type = "pci";
reg = <0x0 0x0 0x0 0x0 0x0>;
bus-range = <0x01 0xff>;

phys = <&pcie1_phy>;

#address-cells = <3>;
#size-cells = <2>;
ranges;
Expand Down
4 changes: 2 additions & 2 deletions arch/arm64/boot/dts/qcom/monaco-evk.dts
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -643,12 +643,12 @@

&pcieport0 {
reset-gpios = <&tlmm 2 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 0 GPIO_ACTIVE_HIGH>;
wake-gpios = <&tlmm 0 GPIO_ACTIVE_LOW>;
};

&pcieport1 {
reset-gpios = <&tlmm 23 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 21 GPIO_ACTIVE_HIGH>;
wake-gpios = <&tlmm 21 GPIO_ACTIVE_LOW>;
};

&pmm8620au_0_gpios {
Expand Down
5 changes: 4 additions & 1 deletion arch/arm64/boot/dts/qcom/msm8996-oneplus-common.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -210,12 +210,15 @@
};

&pcie0 {
perst-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
vddpe-3v3-supply = <&wlan_en>;
vdda-supply = <&vreg_l28a_0p925>;
status = "okay";
};

&pcie0_port0 {
reset-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
};

&pcie_phy {
vdda-phy-supply = <&vreg_l28a_0p925>;
vdda-pll-supply = <&vreg_l12a_1p8>;
Expand Down
7 changes: 5 additions & 2 deletions arch/arm64/boot/dts/qcom/msm8996-sony-xperia-tone.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -191,13 +191,16 @@
};

&pcie0 {
perst-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>;
vddpe-3v3-supply = <&wlan_en>;
vdda-supply = <&pm8994_l28>;
status = "okay";
};

&pcie0_port0 {
reset-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 37 GPIO_ACTIVE_LOW>;
};

&pcie_phy {
vdda-phy-supply = <&pm8994_l28>;
vdda-pll-supply = <&pm8994_l12>;
Expand Down
6 changes: 4 additions & 2 deletions arch/arm64/boot/dts/qcom/msm8996-xiaomi-common.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -278,9 +278,11 @@
/* Supplied by vdd_3v3, but choose wlan_en to drive enable pin high */
vddpe-3v3-supply = <&wlan_en>;
vdda-supply = <&vreg_l28a_0p925>;
};

perst-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>;
&pcie0_port0 {
reset-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
wake-gpios = <&tlmm 37 GPIO_ACTIVE_LOW>;
};

&pcie_phy {
Expand Down
21 changes: 9 additions & 12 deletions arch/arm64/boot/dts/qcom/msm8996.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1900,9 +1900,6 @@
<0x0c100000 0x100000>;
reg-names = "parf", "dbi", "elbi","config";

phys = <&pciephy_0>;
phy-names = "pciephy";

#address-cells = <3>;
#size-cells = <2>;
ranges = <0x01000000 0x0 0x00000000 0x0c200000 0x0 0x100000>,
Expand Down Expand Up @@ -1951,14 +1948,16 @@
"bus_master",
"bus_slave";

pcie@0 {
pcie0_port0: pcie@0 {
device_type = "pci";
reg = <0x0 0x0 0x0 0x0 0x0>;
bus-range = <0x01 0xff>;

#address-cells = <3>;
#size-cells = <2>;
ranges;

phys = <&pciephy_0>;
};
};

Expand All @@ -1977,9 +1976,6 @@

reg-names = "parf", "dbi", "elbi","config";

phys = <&pciephy_1>;
phy-names = "pciephy";

#address-cells = <3>;
#size-cells = <2>;
ranges = <0x01000000 0x0 0x00000000 0x0d200000 0x0 0x100000>,
Expand Down Expand Up @@ -2028,14 +2024,16 @@
"bus_master",
"bus_slave";

pcie@0 {
pcie1_port0: pcie@0 {
device_type = "pci";
reg = <0x0 0x0 0x0 0x0 0x0>;
bus-range = <0x01 0xff>;

#address-cells = <3>;
#size-cells = <2>;
ranges;

phys = <&pciephy_1>;
};
};

Expand All @@ -2052,9 +2050,6 @@

reg-names = "parf", "dbi", "elbi","config";

phys = <&pciephy_2>;
phy-names = "pciephy";

#address-cells = <3>;
#size-cells = <2>;
ranges = <0x01000000 0x0 0x00000000 0x0e200000 0x0 0x100000>,
Expand Down Expand Up @@ -2102,14 +2097,16 @@
"bus_master",
"bus_slave";

pcie@0 {
pcie2_port0: pcie@0 {
device_type = "pci";
reg = <0x0 0x0 0x0 0x0 0x0>;
bus-range = <0x01 0xff>;

#address-cells = <3>;
#size-cells = <2>;
ranges;

phys = <&pciephy_2>;
};
};
};
Expand Down
8 changes: 4 additions & 4 deletions arch/arm64/boot/dts/qcom/msm8998.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -928,8 +928,6 @@
#address-cells = <3>;
#size-cells = <2>;
num-lanes = <1>;
phys = <&pcie_phy>;
phy-names = "pciephy";
status = "disabled";

ranges = <0x01000000 0x0 0x00000000 0x1b200000 0x0 0x100000>,
Expand Down Expand Up @@ -969,16 +967,18 @@

power-domains = <&gcc PCIE_0_GDSC>;
iommu-map = <0x100 &anoc1_smmu 0x1480 1>;
perst-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;

pcie@0 {
pcie0_port0: pcie@0 {
device_type = "pci";
reg = <0x0 0x0 0x0 0x0 0x0>;
bus-range = <0x01 0xff>;

#address-cells = <3>;
#size-cells = <2>;
ranges;

phys = <&pcie_phy>;
reset-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
};
};

Expand Down
Loading