Modeling working the working memory and decision making circuitry used to perform a delayed match-to-sample task.