Hello, inside the bus wrappers `vpwrm` is not connected to `VPWR`: ```verilog EF_SRAM_1024x32 SRAM_0 ( `ifdef USE_POWER_PINS .vgnd(VGND), .vnb(VGND), .vpb(VPWR), .vpwra(VPWR), .vpwrm(), .vpwrp(VPWR), `endif ... ``` In the README `vpwrm` is described as: "Connect vpwrm to core power supply vpwra". Is this perhaps a mistake?
Activity