Skip to content

Enable External Trigger for DAQ2 ZCU102 #2034

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
jerryxuqwq wants to merge 3 commits into
base: main
Choose a base branch
from
Open

Enable External Trigger for DAQ2 ZCU102 #2034

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
ed5ce8e
Enable DAQ2 zcu102 external trigger
jerryxuqwq Mar 18, 2026
05048a1
Enable DAQ1 zcu102 external trigger
jerryxuqwq Mar 18, 2026
aa074a3
Enable DAQ22zcu102 external trigger
jerryxuqwq Mar 18, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
21 changes: 21 additions & 0 deletions projects/daq2/common/daq2_bd.tcl
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -255,3 +255,24 @@ ad_cpu_interrupt ps-10 mb-15 axi_ad9144_jesd/irq
ad_cpu_interrupt ps-11 mb-14 axi_ad9680_jesd/irq
ad_cpu_interrupt ps-12 mb-13 axi_ad9144_dma/irq
ad_cpu_interrupt ps-13 mb-12 axi_ad9680_dma/irq


## add sync

ad_ip_instance ilvector_logic manual_sync_or [list \
C_SIZE 1 \
C_OPERATION {or} \
]

create_bd_port -dir I ext_sync_in
ad_ip_parameter axi_ad9680_tpl/adc_tpl_core CONFIG.EXT_SYNC 1
ad_connect ext_sync_in axi_ad9680_tpl/adc_tpl_core/adc_sync_in
ad_connect axi_ad9680_tpl/adc_tpl_core/adc_sync_manual_req_out manual_sync_or/Op1
ad_connect manual_sync_or/Res axi_ad9680_tpl/adc_tpl_core/adc_sync_manual_req_in



ad_ip_parameter axi_ad9144_tpl/dac_tpl_core CONFIG.EXT_SYNC 1
ad_connect manual_sync_or/Res axi_ad9144_tpl/dac_tpl_core/dac_sync_manual_req_in
ad_connect axi_ad9144_tpl/dac_tpl_core/dac_sync_manual_req_out manual_sync_or/Op2
ad_connect ext_sync_in axi_ad9144_tpl/dac_tpl_core/dac_sync_in
9 changes: 6 additions & 3 deletions projects/daq2/zcu102/system_top.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -93,7 +93,7 @@ module system_top (
wire tx_ref_clk;
wire tx_sysref;
wire tx_sync;

wire ext_sync_in;
// spi

assign spi_csn_adc = spi_csn[2];
Expand Down Expand Up @@ -148,15 +148,17 @@ module system_top (
.I (trig_p),
.IB (trig_n),
.O (trig));


assign ext_sync_in = trig;

assign adc_pd = gpio_o[42];
assign dac_txen = gpio_o[41];
assign dac_reset = gpio_o[40];
assign clkd_sync = gpio_o[38];
assign gpio_bd_o = gpio_o[7:0];

assign gpio_i[94:44] = gpio_o[94:44];
assign gpio_i[43:43] = trig;
assign gpio_i[43:43] = 0;
assign gpio_i[42:37] = gpio_o[42:37];
assign gpio_i[36:36] = adc_fdb;
assign gpio_i[35:35] = adc_fda;
Expand All @@ -167,6 +169,7 @@ module system_top (
assign gpio_i[ 7: 0] = gpio_o[ 7: 0];

system_wrapper i_system_wrapper (
.ext_sync_in(ext_sync_in),
.gpio_i (gpio_i),
.gpio_o (gpio_o),
.gpio_t (),
Expand Down