Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 99 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 99 Bytes

Digitalclock12Hr

A 12 Hour Digital Clock Implemented on Nexys4 DDR FPGA board using Verilog HDL.