feat(extract): support Verilog header files (.vh)

feat(extract): support Verilog header files (.vh) #127